logo Projects Docs Learn
feq.d

Operands

reg, freg, freg

Variants

  • Floating EQuals (64 bit): if f1 = f2, set t1 to 1, else set t1 to 0 feq.d t1, f1, f2

Floating EQuals (64 bit): if f1 = f2, set t1 to 1, else set t1 to 0

Loading...